

**Notice of References Cited**Application/Control No.  
09/752,573Applicant(s)/Patent Under  
Reexamination  
SAMRA ET AL.Examiner  
Shane F GerstlArt Unit  
2183

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,636,959	10-2003	Keller et al.	712/204
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Register Renaming and Dynamic Speculation: an Alternative Approach; Moudgill, M. and Pingali, K.; Microarchitecture, 1993. Proceedings of the 26th Annual International Symposium on , 1-3 Dec. 1993 Page(s): 202 -213
	V	Evaluation of Design Options for the Trace Cache Fetch Mechanism; Patel, S. J., Friendly, D., and Patt, Y; Computers, IEEE Transactions on , Volume: 48 Issue: 2 , Feb. 1999; page(s): 193 -204
	W	Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching; Rotenberg, E, Bennett, S., and Smith, J. E.; Microarchitecture, 1996. MICRO-29. Proceedings of the 29th Annual IEEE/ACM International Symposium on , 2-4 Dec. 1996 Page(s): 24 -34
	X	Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences; Vajapeyam, S. and Mitra, T.; Computer Architecture, 1997. Conference Proceedings. The 24th Annual International Symposium on , June 2-4, 1997 Page(s): 1 -12

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.